From f7dd9705d44b9cee5103b267797c0449d42319df Mon Sep 17 00:00:00 2001
From: Jan Tuomi <jans.tuomi@gmail.com>
Date: Sat, 11 Nov 2023 14:40:25 +0200
Subject: WIP functions

---
 asm/test_py_src.atk16 | 74 ++++++++++++++++++++++++++++-----------------------
 1 file changed, 40 insertions(+), 34 deletions(-)

(limited to 'asm/test_py_src.atk16')

diff --git a/asm/test_py_src.atk16 b/asm/test_py_src.atk16
index c035b72..ca44267 100644
--- a/asm/test_py_src.atk16
+++ b/asm/test_py_src.atk16
@@ -31,7 +31,7 @@
 
 @address 0x0
   ldi vt_stack_addr RA
-  ldr RA __STACK_POINTER
+  ldr RA SP
   jpi program_segment
 
 @address vector_table
@@ -75,42 +75,48 @@
 
 
 
-@label main
-; <ast.If object at 0x1013c1e40>
-; <ast.Constant object at 0x1013c20b0>
-  ldi 1 RA
+; <ast.FunctionDef object at 0x100c7b310>
+@label func
+; stack frame: ['arg1', 'arg2', 'a']
+  addi SP 1 SP
+; <ast.Name object at 0x100c7aef0> (arg1)
+  ldi ${SP - 3} RA
+  ldr RA RA
+  spu RA
+  spo RA
+  ldi ${SP - 1} RB
+  str RA RB
+; <ast.Return object at 0x100c7b0a0>
+; <ast.BinOp object at 0x100c7b370>
+; BinOp lhs <ast.BinOp object at 0x100c7b370>
+; <ast.Name object at 0x100c7b3a0> (a)
+  ldi ${SP - 1} RA
+  ldr RA RA
   spu RA
+; BinOp rhs <ast.BinOp object at 0x100c7b370>
+; <ast.Name object at 0x100c7b3d0> (a)
+  ldi ${SP - 1} RA
+  ldr RA RA
+  spu RA
+  spo RB
   spo RA
-  addi RA 0 RA
-  bri zero If_false_branch_0
-; <ast.Constant object at 0x1013c2110>
-  ldi 2 RA
+  add RA RB RA
   spu RA
-  jpi If_end_branch_1
-@label If_false_branch_0
-; <ast.Constant object at 0x1013c2170>
+  subi SP 1 SP
+  rsr
+
+@label main
+; stack frame: ['b']
+  addi SP 1 SP
+; <ast.Call object at 0x100c7b520>
+; <ast.Constant object at 0x100c7b580>
+  ldi 1 RA
+  spu RA
+; <ast.Constant object at 0x100c7b5b0>
   ldi 3 RA
   spu RA
-@label If_end_branch_1
-; <ast.While object at 0x1013c2230>
-@label While_test_2
-; <ast.Constant object at 0x1013c2260>
-  ldi 3 RB
-  spu RB
+  csi func
   spo RA
-  addi RA 0 RA
-  bri zero While_else_3
-; <ast.Constant object at 0x1013c22c0>
-  ldi 4 RB
-  spu RB
-; <ast.Break object at 0x1013c22f0>
-  jpi While_end_4
-; <ast.Constant object at 0x1013c2350>
-  ldi 5 RB
-  spu RB
-  jpi While_test_2
-@label While_else_3
-; <ast.Constant object at 0x1013c2470>
-  ldi 6 RB
-  spu RB
-@label While_end_4
\ No newline at end of file
+  ldi ${SP - 1} RB
+  str RA RB
+  subi SP 1 SP
-- 
cgit v1.3