aboutsummaryrefslogtreecommitdiffstats
path: root/atk16_fpga/Makefile
blob: cada0681fb268280cf19228076f8ac78c5de6a8a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
BIN ?= program.bin

hardware.bin: top.v
	apio verify
	apio test
	apio build

.PHONY: hw
hw: hardware.bin
	apio upload

.PHONY: sw
sw: $(BIN)
	iceprogduino -w -o 1M $(BIN)

.PHONY: graph
graph:
	yosys -f verilog -p "show -format dot -colors 1 -prefix hardware top" -q top.v
	dot -Tsvg hardware.dot -o hardware.svg
	open -a LibreWolf hardware.svg

.PHONY: clean
clean:
	apio clean